Computational Limitations of Small-depth Circuits

MIT Press (MA) (1987)
  Copy   BIBTEX

Abstract

Proving lower bounds on the amount of resources needed to compute specific functions is one of the most active branches of theoretical computer science. Significant progress has been made recently in proving lower bounds in two restricted models of Boolean circuits. One is the model of small depth circuits, and in this book Johan Torkel Hastad has developed very powerful techniques for proving exponential lower bounds on the size of small depth circuits' computing functions. The techniques described in Computational Limitations for Small Depth Circuitscan be used to demonstrate almost optimal lower bounds on the size of small depth circuits computing several different functions, such as parity and majority. The main tool used in the proof of the lower bounds is a lemma, stating that any AND of small fanout OR gates can be converted into an OR of small fanout AND gates with high probability when random values are substituted for the variables. Hastad also applies this tool to relativized complexity, and discusses in great detail the computation of parity and majority in small depth circuits. Contents:Introduction. Small Depth Circuits. Outline of Lower Bound Proofs. Main Lemma. Lower Bounds for Small Depth Circuits. Functions Requiring Depth k to Have Small Circuits. Applications to Relativized Complexity. How Well Can We Compute Parity in Small Depth? Is Majority Harder than Parity? Conclusions. John Hastad is a postdoctoral fellow in the Department of Mathematics at MIT Computational Limitations of Small Depth Circuitsis a winner of the 1986 ACM Doctoral Dissertation Award.

Other Versions

No versions found

Links

PhilArchive



    Upload a copy of this work     Papers currently archived: 101,636

External links

Setup an account with your affiliations in order to access resources via your University's proxy server

Through your library

Similar books and articles

The canonical pairs of bounded depth Frege systems.Pavel Pudlák - 2021 - Annals of Pure and Applied Logic 172 (2):102892.
The polynomial and linear time hierarchies in V0.Leszek A. Kołodziejczyk & Neil Thapen - 2009 - Mathematical Logic Quarterly 55 (5):509-514.
Sharpened lower bounds for cut elimination.Samuel R. Buss - 2012 - Journal of Symbolic Logic 77 (2):656-668.

Analytics

Added to PP
2015-02-02

Downloads
123 (#177,351)

6 months
10 (#420,145)

Historical graph of downloads
How can I increase my downloads?

Citations of this work

RSUV isomorphisms for TAC i , TNC i and TLS.G. Takeuti - 1995 - Archive for Mathematical Logic 33 (6):427-453.

Add more citations

References found in this work

No references found.

Add more references